(818) 718-4100 sales@stock-point.com

Search Our Site

RELATED DEVICE CODES:

XC17V16, XC17V04, XC17V01,

RELATED MODEL NUMBERS:

XC17V16VQ44C, XC17V16VQ44I, XC17V16PC44C, XC17V16PC44I, XC17V16VO8C, XC17V16VO8I, XC17V16PC20C, XC17V16PC20I, XC17V04VQ44C, XC17V04VQ44I, XC17V04PC44C, XC17V04PC44I, XC17V04VO8C, XC17V04VO8I, XC17V04PC20C, XC17V04PC20I, XC17V01VQ44C, XC17V01VQ44I, XC17V01PC44C, XC17V01PC20I,

Xilinx XC17V16

Product Overview
Manufacturer Xilinx
Category PROM

Actions





Request Support for for Xilinx XC17V16

Description

Xilinx introduces the high-density XC17V00 family of configuration PROMs which provide an easy-to-use, costeffective method for storing large Xilinx FPGA configuration bitstreams. Initial devices in the 3.3V family are available in 16 Mb, 8 Mb, 4 Mb, 2 Mb, and 1 Mb densities. See Figure 1 and Figure 2 for simplified block diagrams of the XC17V00 family.

The XC17V00 PROM can configure a Xilinx FPGA using the FPGA serial configuration mode interface. When the FPGA is in Master Serial mode, it generates a configuration clock that drives the PROM. A short access time after the rising clock edge, data appears on the PROM DATA output pin that is connected to the FPGA DIN pin. The FPGA generates the appropriate number of clock pulses to complete the configuration. Once configured, it disables the PROM. When the FPGA is in Slave Serial mode, the PROM and the FPGA must both be clocked by an incoming signal.

The XC17V08(1) and XC17V16 PROM can optionally configure a Xilinx FPGA using the FPGA Parallel (SelectMAP) configuration mode interface. When the FPGA is in Master SelectMAP mode, the FPGA generates the configuration clock that drives the PROM.

When the FPGA is in Slave SelectMAP mode, an external, free-running oscillator generates the configuration clock that drives the PROM and the FPGA. After the rising configuration clock (CCLK) edge, data is available on the PROMs DATA (D0-D7) pins. The data is clocked into the FPGA on the following rising edge of the CCLK (Figure 3).

Multiple PROMs can be concatenated by using the CEO output to drive the CE input of the following device. The clock inputs and the DATA outputs of all PROMs in this chain are interconnected. All devices are compatible and can be cascaded with other members of the family.

For device programming, either the Xilinx ISE Foundation or ISE WebPACK software compiles the FPGA design file into a standard Hex format, which is then transferred to most commercial PROM programmers.

Features:

  • One-time programmable (OTP) read-only memory designed to store configuration bitstreams of Xilinx® FPGA devices
  • Simple interface to the FPGA
  • Cascadable for storing longer or multiple bitstreams
  • Programmable reset polarity (active High or active Low) for compatibility with different FPGA solutions
  • Low-power CMOS floating-gate process
  • 3.3V supply voltage
  • Guaranteed 20 year life data retention
  • Available in compact plastic packages: VQ44, PC44, PC20, VO8, and SO20(1)
  • Programming support by leading programmer manufacturers
  • Design support using the ISE® Foundation™ and ISE WebPACK™ software
  • Dual configuration modes for the XC17V16 and XC17V08(1) devices
    • Serial slow/fast configuration (up to 20 Mb/s)
    • Parallel (up to 160 Mb/s at 20 MHz)